<?xml version="1.0" encoding="UTF-8"?><rss version="2.0"
	xmlns:content="http://purl.org/rss/1.0/modules/content/"
	xmlns:wfw="http://wellformedweb.org/CommentAPI/"
	xmlns:dc="http://purl.org/dc/elements/1.1/"
	xmlns:atom="http://www.w3.org/2005/Atom"
	xmlns:sy="http://purl.org/rss/1.0/modules/syndication/"
	xmlns:slash="http://purl.org/rss/1.0/modules/slash/"
	>

<channel>
	<title>CoWoS - SK hynix Newsroom</title>
	<atom:link href="https://skhynix-news-global-stg.mock.pe.kr/tag/cowos/feed/" rel="self" type="application/rss+xml" />
	<link>https://skhynix-news-global-stg.mock.pe.kr</link>
	<description></description>
	<lastBuildDate>Thu, 24 Oct 2024 06:57:41 +0000</lastBuildDate>
	<language>en-US</language>
	<sy:updatePeriod>
	hourly	</sy:updatePeriod>
	<sy:updateFrequency>
	1	</sy:updateFrequency>
	<generator>https://wordpress.org/?v=6.7.2</generator>

<image>
	<url>https://d36ae2cxtn9mcr.cloudfront.net/wp-content/uploads/2019/10/29044430/152x152-100x100.png</url>
	<title>CoWoS - SK hynix Newsroom</title>
	<link>https://skhynix-news-global-stg.mock.pe.kr</link>
	<width>32</width>
	<height>32</height>
</image> 
	<item>
		<title>SK hynix Strengthens AI Memory Leadership &#038; Partnership With Host at the TSMC 2024 Tech Symposium</title>
		<link>https://skhynix-news-global-stg.mock.pe.kr/sk-hynix-strengthens-ai-memory-leadership-and-partnerships-at-tsmc-2024-tech-symposium/</link>
		
		<dc:creator><![CDATA[user]]></dc:creator>
		<pubDate>Thu, 25 Apr 2024 05:00:28 +0000</pubDate>
				<category><![CDATA[Business]]></category>
		<category><![CDATA[featured]]></category>
		<category><![CDATA[HBM]]></category>
		<category><![CDATA[AI]]></category>
		<category><![CDATA[HBM3E]]></category>
		<category><![CDATA[AI Memory]]></category>
		<category><![CDATA[TSMC]]></category>
		<category><![CDATA[CoWoS]]></category>
		<category><![CDATA[TSMC 2024 Tech Symposium]]></category>
		<guid isPermaLink="false">http://admin.news.skhynix.com/?p=14876</guid>

					<description><![CDATA[<p>SK hynix’s booth at the TSMC 2024 Technology Symposium &#160; SK hynix showcased its next-generation technologies and strengthened key partnerships at the TSMC 2024 Technology Symposium held in Santa Clara, California on April 24. At the event, the company displayed its industry-leading HBM1 AI memory solutions and highlighted its collaboration with TSMC involving the host’s [&#8230;]</p>
<p>The post <a href="https://skhynix-news-global-stg.mock.pe.kr/sk-hynix-strengthens-ai-memory-leadership-and-partnerships-at-tsmc-2024-tech-symposium/">SK hynix Strengthens AI Memory Leadership & Partnership With Host at the TSMC 2024 Tech Symposium</a> first appeared on <a href="https://skhynix-news-global-stg.mock.pe.kr">SK hynix Newsroom</a>.</p>]]></description>
										<content:encoded><![CDATA[<p><!-- swiper start --></p>
<div class="swiper-container">
<div class="swiper-wrapper">
<div class="swiper-slide">
<p class="img_area"><img loading="lazy" decoding="async" class="aligncenter wp-image-4330 size-full" style="width: 800px;" title="SK hynix’s booth at the TSMC 2024 Technology Symposium" src="https://d36ae2cxtn9mcr.cloudfront.net/wp-content/uploads/2024/04/25005435/SK-hynix_TSMC-2024-Tech-Symposium_01.png" alt="SK hynix’s booth at the TSMC 2024 Technology Symposium" width="1000" height="561" /></p>
</div>
<div class="swiper-slide">
<p class="img_area"><img loading="lazy" decoding="async" class="aligncenter wp-image-4330 size-full" style="width: 800px;" title="SK hynix’s booth at the TSMC 2024 Technology Symposium" src="https://d36ae2cxtn9mcr.cloudfront.net/wp-content/uploads/2024/04/25014930/SK-hynix_TSMC-2024-Tech-Symposium_07.png" alt="SK hynix’s booth at the TSMC 2024 Technology Symposium" width="1000" height="563" /></p>
</div>
</div>
<div class="swiper-button-next"></div>
<div class="swiper-button-prev"></div>
<div class="swiper-pagination"></div>
</div>
<p class="source" style="text-align: center;">SK hynix’s booth at the TSMC 2024 Technology Symposium</p>
<p>&nbsp;</p>
<p>SK hynix showcased its next-generation technologies and strengthened key partnerships at the TSMC 2024 Technology Symposium held in Santa Clara, California on April 24. At the event, the company displayed its industry-leading HBM<sup>1</sup> AI memory solutions and highlighted its collaboration with TSMC involving the host’s CoWoS<sup>2</sup> advanced packaging technology.</p>
<p style="font-size: 14px; font-style: italic; color: #555;"><sup>1</sup><strong>High Bandwidth Memory (HBM)</strong>: A high-value, high-performance product that revolutionizes data processing speeds by connecting multiple DRAM chips with through-silicon via (TSV).<br />
<sup>2</sup><strong>Chip on Wafer on Substrate (CoWoS)</strong>: TSMC&#8217;s proprietary packaging technology to combine HBMs and GPUs. Unlike conventional packaging that connects different chips—such as memory and logic chips—on a substrate after they are packaged separately, CoWoS simultaneously packages the chips together on a silicon-based interposer. The area decreases as the distance between chips reduces, and the signal transmission speed increases as more wiring becomes possible.</p>
<p><!-- swiper start --></p>
<div class="swiper-container">
<div class="swiper-wrapper">
<div class="swiper-slide">
<p class="img_area"><img loading="lazy" decoding="async" class="aligncenter wp-image-4330 size-full" style="width: 800px;" title="Powering next-generation GPUs, HBM3E is the ideal memory solution for AI applications" src="https://d36ae2cxtn9mcr.cloudfront.net/wp-content/uploads/2024/04/25005444/SK-hynix_TSMC-2024-Tech-Symposium_02.png" alt="Powering next-generation GPUs, HBM3E is the ideal memory solution for AI applications" width="1000" height="561" /></p>
</div>
<div class="swiper-slide">
<p class="img_area"><img loading="lazy" decoding="async" class="aligncenter wp-image-4330 size-full" style="width: 800px;" title="Powering next-generation GPUs, HBM3E is the ideal memory solution for AI applications" src="https://d36ae2cxtn9mcr.cloudfront.net/wp-content/uploads/2024/04/25005454/SK-hynix_TSMC-2024-Tech-Symposium_03.png" alt="Powering next-generation GPUs, HBM3E is the ideal memory solution for AI applications" width="1000" height="561" /></p>
</div>
</div>
<div class="swiper-button-next"></div>
<div class="swiper-button-prev"></div>
<div class="swiper-pagination"></div>
</div>
<p class="source" style="text-align: center;">HBM3E is the ideal memory solution for AI applications</p>
<p>&nbsp;</p>
<p>TSMC, a global semiconductor foundry, invites its major partners to this annual conference in the first half of each year so they can share their new products and technologies. Attending the event under the slogan &#8220;Memory, the Power of AI,&#8221; SK hynix received significant attention for presenting the industry’s most powerful AI memory solution, HBM3E. The product has recently demonstrated industry-leading performance, achieving input/output (I/O) transfer speed of up to 10 gigabits per second (Gbps) in an AI system during a performance validation evaluation.</p>
<p>SK hynix also operated a collaboration zone with the host company to emphasize the importance of cooperating with TSMC in the area of CoWoS to solidify its HBM leadership. The display follows the two companies’ recent announcement that they <a href="https://news.skhynix.com/sk-hynix-partners-with-tsmc-to-strengthen-hbm-technological-leadership/"><span style="text-decoration: underline;">will establish a closer and more innovative partnership to develop new technologies</span></a> such as next-generation HBM products.</p>
<p><img loading="lazy" decoding="async" class="aligncenter wp-image-14918 size-full" title="SK hynix displayed a range of leading solutions for the AI sector" src="https://d36ae2cxtn9mcr.cloudfront.net/wp-content/uploads/2024/04/25005503/SK-hynix_TSMC-2024-Tech-Symposium_04.png" alt="SK hynix displayed a range of leading solutions for the AI sector" width="1000" height="561" srcset="https://d36ae2cxtn9mcr.cloudfront.net/wp-content/uploads/2024/04/25005503/SK-hynix_TSMC-2024-Tech-Symposium_04.png 1000w, https://d36ae2cxtn9mcr.cloudfront.net/wp-content/uploads/2024/04/25005503/SK-hynix_TSMC-2024-Tech-Symposium_04-680x381.png 680w, https://d36ae2cxtn9mcr.cloudfront.net/wp-content/uploads/2024/04/25005503/SK-hynix_TSMC-2024-Tech-Symposium_04-768x431.png 768w" sizes="(max-width: 1000px) 100vw, 1000px" /></p>
<p class="source" style="text-align: center;">SK hynix displayed a range of leading solutions for the AI sector</p>
<p>&nbsp;</p>
<p>In addition to its HBM solutions, SK hynix also displayed a range of its high-performance products that are set to supplement the AI industry. The lineup included CXL<sup>3</sup> memory with an integrated interface, MCR DIMM<sup>4</sup> and 3DS RDIMM<sup>5</sup> memory modules for servers, LPCAMM2<sup>6</sup> and LPDDR5T<sup>7</sup> optimized for on-device AI, and the next-generation graphic DRAM GDDR7.</p>
<p style="font-size: 14px; font-style: italic; color: #555;"><sup>3</sup><strong>Compute Express Link (CXL)</strong>: A PCIe-based next-generation interconnect protocol on which high-performance computing systems are based.<br />
<sup>4</sup><strong>Multiplexer Combined Ranks Dual In-line Memory Module (MCR DIMM)</strong>: A module product with multiple DRAMs bonded to a motherboard in which two ranks—basic information processing units—operate simultaneously, resulting in improved speed.<br />
<sup>5</sup><strong>3D Stacked Memory Registered Dual In-line Memory Module (3DS RDIMM)</strong>: A high-density memory module used in servers and other applications to vertically connect DRAM dies through TSV, reducing module package height and boosting data transfer speeds.<br />
<sup>6</sup><strong>Low Power Compression Attached Memory Module 2 (LPCAMM2)</strong>: LPDDR5X-based module solution that offers power efficiency and high performance as well as space savings. It has the performance effect of replacing two existing DDR5 SODIMMs with one LPCAMM2.<br />
<sup>7</sup><strong>Low Power Double Data Rate 5 Turbo (LPDDR5T)</strong>: Low-power DRAM for mobile devices, including smartphones and tablets, aimed at minimizing power consumption and featuring low voltage operation. LPDDR5T is an upgraded product of the 7th generation LPDDR5X and will be succeeded by the 8th generation LPDDR6.</p>
<p><!-- swiper start --></p>
<div class="swiper-container">
<div class="swiper-wrapper">
<div class="swiper-slide">
<p class="img_area"><img loading="lazy" decoding="async" class="aligncenter wp-image-4330 size-full" style="width: 800px;" title="SK hynix’s Unoh Kwon and Jaesik Lee presenting at a workshop" src="https://d36ae2cxtn9mcr.cloudfront.net/wp-content/uploads/2024/04/25005513/SK-hynix_TSMC-2024-Tech-Symposium_05.png" alt="SK hynix’s Unoh Kwon and Jaesik Lee presenting at a workshop" width="1000" height="561" /></p>
</div>
<div class="swiper-slide">
<p class="img_area"><img loading="lazy" decoding="async" class="aligncenter wp-image-4330 size-full" style="width: 800px;" title="SK hynix’s Unoh Kwon and Jaesik Lee presenting at a workshop" src="https://d36ae2cxtn9mcr.cloudfront.net/wp-content/uploads/2024/04/25005524/SK-hynix_TSMC-2024-Tech-Symposium_06.png" alt="SK hynix’s Unoh Kwon and Jaesik Lee presenting at a workshop" width="1000" height="561" /></p>
</div>
</div>
<div class="swiper-button-next"></div>
<div class="swiper-button-prev"></div>
<div class="swiper-pagination"></div>
</div>
<p class="source" style="text-align: center;">SK hynix’s Unoh Kwon and Jaesik Lee presenting at a workshop</p>
<p>&nbsp;</p>
<p>In a workshop held two days before the TSMC 2024 Technology Symposium, Head of HBM PI Unoh Kwon and Head of Package Engineering Jaesik Lee presented their talk titled &#8220;HBM and Heterogeneous Integrated Technology.” As seen through its active participation in the symposium, SK hynix plans to strengthen its AI memory competitiveness by advancing its partnerships in various areas including technology, business, and trends.</p><p>The post <a href="https://skhynix-news-global-stg.mock.pe.kr/sk-hynix-strengthens-ai-memory-leadership-and-partnerships-at-tsmc-2024-tech-symposium/">SK hynix Strengthens AI Memory Leadership & Partnership With Host at the TSMC 2024 Tech Symposium</a> first appeared on <a href="https://skhynix-news-global-stg.mock.pe.kr">SK hynix Newsroom</a>.</p>]]></content:encoded>
					
		
		
			</item>
		<item>
		<title>SK hynix Partners with TSMC to Strengthen HBM Technological Leadership</title>
		<link>https://skhynix-news-global-stg.mock.pe.kr/sk-hynix-partners-with-tsmc-to-strengthen-hbm-technological-leadership/</link>
		
		<dc:creator><![CDATA[user]]></dc:creator>
		<pubDate>Fri, 19 Apr 2024 00:00:16 +0000</pubDate>
				<category><![CDATA[featured]]></category>
		<category><![CDATA[Press Release]]></category>
		<category><![CDATA[HBM]]></category>
		<category><![CDATA[MOU]]></category>
		<category><![CDATA[AI Memory]]></category>
		<category><![CDATA[HBM4]]></category>
		<category><![CDATA[TSMC]]></category>
		<category><![CDATA[CoWoS]]></category>
		<category><![CDATA[Packaging Technology]]></category>
		<guid isPermaLink="false">http://admin.news.skhynix.com/?p=14821</guid>

					<description><![CDATA[<p>News Highlights SK hynix and TSMC sign MOU to collaborate on HBM4 development and next-generation packaging technology SK hynix will adopt TSMC’s cutting-edge foundry process to advance HBM4 performance Product Design-Foundry-Memory trilateral collaboration to break memory performance limits for AI applications Seoul, April 19, 2024 SK hynix Inc. (or “the company”, www.skhynix.com) announced today that [&#8230;]</p>
<p>The post <a href="https://skhynix-news-global-stg.mock.pe.kr/sk-hynix-partners-with-tsmc-to-strengthen-hbm-technological-leadership/">SK hynix Partners with TSMC to Strengthen HBM Technological Leadership</a> first appeared on <a href="https://skhynix-news-global-stg.mock.pe.kr">SK hynix Newsroom</a>.</p>]]></description>
										<content:encoded><![CDATA[<h3 class="tit" style="text-align: left;">News Highlights</h3>
<ul style="color: #000; font-size: 18px; padding-left: 20px;">
<li>SK hynix and TSMC sign MOU to collaborate on HBM4 development and next-generation packaging technology</li>
<li>SK hynix will adopt TSMC’s cutting-edge foundry process to advance HBM4 performance</li>
<li>Product Design-Foundry-Memory trilateral collaboration to break memory performance limits for AI applications</li>
</ul>
<h3 class="tit">Seoul, April 19, 2024</h3>
<p>SK hynix Inc. (or “the company”, <span style="text-decoration: underline;"><a href="https://www.skhynix.com/eng/main.do" target="_blank" rel="noopener noreferrer">www.skhynix.com</a></span>) announced today that it has recently signed a memorandum of understanding with TSMC for collaboration to produce next-generation HBM and enhance logic and HBM integration through advanced packaging technology. The company plans to proceed with the development of HBM4, or the sixth generation of the HBM family, slated to be mass produced from 2026, through this initiative.</p>
<p>SK hynix said the collaboration between the global leader in the AI memory space and TSMC, a top global logic foundry, will lead to more innovations in HBM technology. The collaboration is also expected to enable breakthroughs in memory performance through trilateral collaboration between product design, foundry, and memory provider.</p>
<p>The two companies will first focus on improving the performance of the base die that is mounted at the very bottom of the HBM package. HBM is made by stacking a core DRAM die on top of a base die that features TSV<sup>1</sup> technology, and vertically connecting a fixed number of layers in the DRAM stack to the core die with TSV into an HBM package. The base die located at the bottom is connected to the GPU, which controls the HBM.</p>
<p style="font-size: 14px; font-style: italic; color: #555;"><sup>1</sup><strong>TSV (Through Silicon Via)</strong>: An interconnect technology that links upper and lower chips with an electrode that vertically passes through the base logic chip and DRAM chips. There can be thousands of pass-through TSVs depending on the chip design</p>
<p>SK hynix has used a proprietary technology to make base dies up to HBM3E, but plans to adopt TSMC’s advanced logic process for HBM4’s base die so additional functionality can be packed into limited space. That also helps SK hynix produce customized HBM that meets a wide range of customer demand for performance and power efficiency.</p>
<p>SK hynix and TSMC also agreed to collaborate to optimize the integration of SK hynix&#8217;s HBM and TSMC&#8217;s CoWoS<sup>®2 </sup>technology, while cooperating in responding to common customers’ requests related to HBM.</p>
<p style="font-size: 14px; font-style: italic; color: #555;"><sup>2</sup><strong>CoWoS (Chip on Wafer on Substrate)</strong>: A TSMC proprietary packaging process that connects GPU/xPU, a logic chip, and HBM, on a special substrate called an interposer. It is also called 2.5D packaging as the logic chip and the vertically stacked(3D) HBM are integrated into one module which is placed on a horizontal (2D) package substrate</p>
<p>&#8220;We expect a strong partnership with TSMC to help accelerate our efforts for open collaboration with our customers and develop the industry’s best-performing HBM4,&#8221; said Justin Kim, President and the Head of AI Infra, at SK hynix. “With this cooperation in place, we will strengthen our market leadership as the total AI memory provider further by beefing up competitiveness in the space of the custom memory platform.”</p>
<p>“TSMC and SK hynix have already established a strong partnership over the years. We’ve worked together in integrating the most advanced logic and state-of-the art HBM in providing the world’s leading AI solutions,” said Dr. Kevin Zhang, Senior Vice President of TSMC’s Business Development and Overseas Operations Office, and Deputy Co-Chief Operating Officer. “Looking ahead to the next-generation HBM4, we’re confident that we will continue to work closely in delivering the best-integrated solutions to unlock new AI innovations for our common customers.”</p>
<h3 class="tit">About SK hynix Inc.</h3>
<p>SK hynix Inc., headquartered in Korea, is the world’s top tier semiconductor supplier offering Dynamic Random Access Memory chips (“DRAM”), flash memory chips (“NAND flash”) and CMOS Image Sensors (“CIS&#8221;) for a wide range of distinguished customers globally. The Company’s shares are traded on the Korea Exchange, and the Global Depository shares are listed on the Luxembourg Stock Exchange. Further information about SK hynix is available at <span style="text-decoration: underline;"><a href="https://urldefense.com/v3/__https:/www.skhynix.com/eng/main.do__;!!N96JrnIq8IfO5w!gXFbF1sRVRWAEDJ3PaZ-I4YA0xhBRWyPvGQbcrGYpNvHRRWenoc8P0VxyvcqxTMjl4dfFcFDkTnoPXz6hDU$" target="_blank" rel="noopener noreferrer">www.skhynix.com</a></span>, <span style="text-decoration: underline;"><a href="https://urldefense.com/v3/__https:/news.skhynix.com/__;!!N96JrnIq8IfO5w!gXFbF1sRVRWAEDJ3PaZ-I4YA0xhBRWyPvGQbcrGYpNvHRRWenoc8P0VxyvcqxTMjl4dfFcFDkTnozIJInBk$" target="_blank" rel="noopener noreferrer">news.skhynix.com</a></span>.</p>
<h3 class="tit">Media Contact</h3>
<p>SK hynix Inc.<br />
Global Public Relations</p>
<p>Technical Leader<br />
Sooyeon Lee<br />
E-Mail: <span style="text-decoration: underline;"><a href="mailto:global_newsroom@skhynix.com">global_newsroom@skhynix.com</a></span></p>
<p>Technical Leader<br />
Kanga Kong<br />
E-Mail: <span style="text-decoration: underline;"><a href="mailto:global_newsroom@skhynix.com">global_newsroom@skhynix.com</a></span></p><p>The post <a href="https://skhynix-news-global-stg.mock.pe.kr/sk-hynix-partners-with-tsmc-to-strengthen-hbm-technological-leadership/">SK hynix Partners with TSMC to Strengthen HBM Technological Leadership</a> first appeared on <a href="https://skhynix-news-global-stg.mock.pe.kr">SK hynix Newsroom</a>.</p>]]></content:encoded>
					
		
		
			</item>
	</channel>
</rss>
